

1. Scope :

This specification applies to NPN silicon phototransistor twin Chips,
Device No. ST-0122

2. Structure :

2-1. Planar type.

2-2. Electrodes :

N (Collector) side : Gold alloy.

P (Base) side : Aluminum alloy, PAD thickness: $2.25\mu\text{m} \pm 0.3\mu\text{m}$.

N (Emitter) side : Aluminum alloy, PAD thickness: $2.25\mu\text{m} \pm 0.3\mu\text{m}$.

3. Size :

3-1. Chip size : 18 mils $\times$ 48 mils (0.457 mm $\times$ 1.220 mm).

3-2. Real chip size : 17 mils $\times$ 47 mils $\pm$ 1 mils (0.432 mm $\times$ 1.195 mm $\pm$ 0.025 mm).

3-3. Chip thickness : 7.0 ± 1.5 mils (0.178 ± 0.038 mm).

3-4. Active area : 12.6 mils $\times$ 18.6 mils (0.320 mm $\times$ 0.472 mm).

3-5. Pattern drawing : refer to the attached drawing.

4. Electrical characteristics (Ta = 25 °C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Collector-emitter Breakdown Voltage	BV_{CEO}	$I_C=100\mu\text{A}$ $I_B=0$	30			V
Emitter-collector Breakdown Voltage	BV_{ECO}	$I_E=100\mu\text{A}$ $I_B=0$	5			V
Collector dark current	I_{CEO}	$V_{CE}=20\text{V}$ $H=0\text{mw/cm}^2$			100	nA
Collector-emitter Saturation Voltage	$V_{CE(S)}$	$I_C=2\text{mA}$ $I_B=100\mu\text{A}$			0.3	V
Rise/fall time	t_r/t_f	$V_{CE}=5\text{V}$ $I_C=1\text{mA}$ $R_L=1000\Omega$		15/15		μS
Current gain	h_{FE}	$V_{CE}=5\text{V}$ $I_C=2\text{mA}$	500			

h_{FE} Rank A : 700 - 1400

Rank B : 900 - 1800

Rank C : 1300 - (BV_{eco} : Min=3V)

Pattern drawing

